Post Views: 26 Testing a VLSI (Very Large Scale Integration) design block is a multistep process aimed at ensuring its functionality and performance. The testing process involves the following key steps: Pre-silicon Verification: Before fabrication, the design undergoes extensive simulation using tools such as Verilog or VHDL simulators. This step helps identify and rectify design […]
How to Test a VLSI Design Block? Read More »
Post Views: 10 Pre-silicon verification is a vital aspect of VLSI (Very Large Scale Integration) design, involving the validation of a design before its physical fabrication. This step is crucial for ensuring that the design functions correctly and meets its specified requirements. Pre-silicon verification typically includes extensive simulation and analysis using specialized tools and methodologies.
SoC/IP Pre-silicon verification of VLSI Design Read More »
Post Views: 44 Introduction: The world of electronics has experienced a remarkable transformation with the advent of System on Chip (SoC) technology. These highly integrated circuits have revolutionized the way electronic systems are designed, offering unprecedented levels of performance, power efficiency, and miniaturization. In this comprehensive article, we will explore the intricacies of SoCs, their
What is System on Chip (SoC) ? Read More »
Post Views: 82 The following set of questions will be helpful for the Embedded Engineer interview preparation. These questions will also be helpful for semester exam preparation.
Embedded Engineer Interview Questions:Part-1 Read More »
Post Views: 60 The semiconductor industry, which is presently an indistinguishable piece of practically all areas, has arisen as perhaps the main business. It shapes a fundamental piece of every electronic thing. It characterizes how productively and keenly we live. India has turned into the center for semiconductor plan with almost 2,000 chips being planned
VLSI Companies in India – Apply Today Read More »
Post Views: 1,149 Introduction to the Company: Cadence is extending its semiconductor technology knowledge into the system-level design and fueling artificial intelligence with our Intelligent System Design™ strategy. This means they can offer the world’s most creative companies the broadest, most integrated end-to-end solution to help today’s electronic designers do their best work creating tomorrow’s
Cadence Tutorial 2 Read More »
Post Views: 691 ELECTRICAL OVERSTRESS Electrical Overstress (EOS) is a term refers to failures caused by the application of excessive voltages or currents to a component. Electrical overstress is a phenomenon where electrical signals applied to a circuit or a device exceeds normal operating parameters. These excessive electrical signals are abnormal by definition and are
mechanisms in Integrated circuits Read More »
Post Views: 24,089 OBJECTIVE: The objective of this lab is to learn the Virtuoso tool as well as learn the flow of the Full Custom IC design cycle and Standard Cell Layout Design. You will finish the lab by running DRC, LVS and Parasitic Extraction on the various designs. In the process, you will create
INTRODUCTION TO CADENCE EDA TOOL SUIT Read More »
