<?xml version="1.0" encoding="UTF-8"?>
<!-- This sitemap was dynamically generated on 3rd April 2026 at 4:41 pm by All in One SEO v4.7.7 - the original SEO plugin for WordPress. -->

<?xml-stylesheet type="text/xsl" href="https://vkyacademy.com/default-sitemap.xsl"?>

<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
	<channel>
		<title>VKY Academy +</title>
		<link><![CDATA[https://vkyacademy.com]]></link>
		<description><![CDATA[VKY Academy +]]></description>
		<lastBuildDate><![CDATA[Wed, 17 Jan 2024 16:20:09 +0000]]></lastBuildDate>
		<docs>https://validator.w3.org/feed/docs/rss2.html</docs>
		<atom:link href="https://vkyacademy.com/sitemap.rss" rel="self" type="application/rss+xml" />
		<ttl><![CDATA[60]]></ttl>

		<item>
			<guid><![CDATA[https://vkyacademy.com/design-verification-interview-question-with-answer-part-1/]]></guid>
			<link><![CDATA[https://vkyacademy.com/design-verification-interview-question-with-answer-part-1/]]></link>
			<title>Design Verification Interview Question with Answer-Part-1</title>
			<pubDate><![CDATA[Wed, 17 Jan 2024 16:20:09 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/ddr4-vs-ddr5/]]></guid>
			<link><![CDATA[https://vkyacademy.com/ddr4-vs-ddr5/]]></link>
			<title>DDR4 VS DDR5</title>
			<pubDate><![CDATA[Wed, 04 Dec 2024 15:51:44 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/techcompare-hub/]]></guid>
			<link><![CDATA[https://vkyacademy.com/techcompare-hub/]]></link>
			<title>TechCompare Hub</title>
			<pubDate><![CDATA[Wed, 04 Dec 2024 14:21:24 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/mailbox-in-system-verilog/]]></guid>
			<link><![CDATA[https://vkyacademy.com/mailbox-in-system-verilog/]]></link>
			<title>Mailbox in System Verilog</title>
			<pubDate><![CDATA[Tue, 29 Apr 2025 15:55:03 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/vlsi-design-verification-internship-micron-technology-hyderabad/]]></guid>
			<link><![CDATA[https://vkyacademy.com/vlsi-design-verification-internship-micron-technology-hyderabad/]]></link>
			<title>VLSI Design Verification Internship @Micron Technology Hyderabad</title>
			<pubDate><![CDATA[Tue, 28 Nov 2023 17:52:06 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/vlsi-product-and-service-based-companies-in-india/]]></guid>
			<link><![CDATA[https://vkyacademy.com/vlsi-product-and-service-based-companies-in-india/]]></link>
			<title>List of Leading VLSI Companies in India: Websites, Type, and City-Wise List</title>
			<pubDate><![CDATA[Tue, 24 Dec 2024 20:36:05 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/signals-and-systems-video-lectures/]]></guid>
			<link><![CDATA[https://vkyacademy.com/signals-and-systems-video-lectures/]]></link>
			<title>Signals and Systems Video Lectures</title>
			<pubDate><![CDATA[Tue, 24 Dec 2024 10:49:06 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/bput-result-2022-bput-first-third-fifth-semester-test-2022-result-check-result-now/]]></guid>
			<link><![CDATA[https://vkyacademy.com/bput-result-2022-bput-first-third-fifth-semester-test-2022-result-check-result-now/]]></link>
			<title>BPUT Result 2022 [BPUT first, third, fifth Semester Test 2022 Result] Check Result now</title>
			<pubDate><![CDATA[Tue, 22 Nov 2022 09:07:33 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/how-to-apply-for-rechecking-of-back-paper/]]></guid>
			<link><![CDATA[https://vkyacademy.com/how-to-apply-for-rechecking-of-back-paper/]]></link>
			<title>How to Apply for Rechecking of Back paper</title>
			<pubDate><![CDATA[Tue, 22 Nov 2022 09:04:59 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/dft-verification-interview-questions-part-1/]]></guid>
			<link><![CDATA[https://vkyacademy.com/dft-verification-interview-questions-part-1/]]></link>
			<title>DFT Verification Interview Questions : Part-1</title>
			<pubDate><![CDATA[Tue, 22 Apr 2025 17:32:04 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/semaphore-in-system-verilog/]]></guid>
			<link><![CDATA[https://vkyacademy.com/semaphore-in-system-verilog/]]></link>
			<title>Semaphore in System Verilog</title>
			<pubDate><![CDATA[Tue, 22 Apr 2025 16:58:01 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/fpga-design-engineer-interview-questions/]]></guid>
			<link><![CDATA[https://vkyacademy.com/fpga-design-engineer-interview-questions/]]></link>
			<title>FPGA Design Engineer Interview Questions</title>
			<pubDate><![CDATA[Tue, 01 Nov 2022 10:11:52 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/consensus-theorem/]]></guid>
			<link><![CDATA[https://vkyacademy.com/consensus-theorem/]]></link>
			<title>Consensus Theorem</title>
			<pubDate><![CDATA[Tue, 01 Nov 2022 10:05:41 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/semiconductor-industry-the-huge-break-through-2/]]></guid>
			<link><![CDATA[https://vkyacademy.com/semiconductor-industry-the-huge-break-through-2/]]></link>
			<title>Semiconductor Industry the huge break through</title>
			<pubDate><![CDATA[Tue, 01 Nov 2022 09:59:14 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/fpga-design-engineer-interview-questions-2/]]></guid>
			<link><![CDATA[https://vkyacademy.com/fpga-design-engineer-interview-questions-2/]]></link>
			<title>FPGA Design Engineer Interview Questions</title>
			<pubDate><![CDATA[Tue, 01 Nov 2022 09:54:16 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/web-stories/semiconductor-industry-the-huge-break-through/]]></guid>
			<link><![CDATA[https://vkyacademy.com/web-stories/semiconductor-industry-the-huge-break-through/]]></link>
			<title>Semiconductor Industry the huge break through</title>
			<pubDate><![CDATA[Tue, 01 Nov 2022 09:48:29 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/web-stories/the-us-hits-china-with-a-huge-microchip-bill/]]></guid>
			<link><![CDATA[https://vkyacademy.com/web-stories/the-us-hits-china-with-a-huge-microchip-bill/]]></link>
			<title>The US Hits China With a Huge Microchip Bill</title>
			<pubDate><![CDATA[Tue, 01 Nov 2022 09:30:22 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/the-us-hits-china-with-a-huge-microchip-bill/]]></guid>
			<link><![CDATA[https://vkyacademy.com/the-us-hits-china-with-a-huge-microchip-bill/]]></link>
			<title>The US Hits China With a Huge Microchip Bill</title>
			<pubDate><![CDATA[Tue, 01 Nov 2022 09:23:01 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/system-verilog/]]></guid>
			<link><![CDATA[https://vkyacademy.com/system-verilog/]]></link>
			<title>System Verilog</title>
			<pubDate><![CDATA[Tue, 01 Apr 2025 15:11:32 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/interview-questions/]]></guid>
			<link><![CDATA[https://vkyacademy.com/interview-questions/]]></link>
			<title>Interview Questions and Answers</title>
			<pubDate><![CDATA[Thu, 26 Dec 2024 08:26:11 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/embedded-engineer-interview-questionspart-1/]]></guid>
			<link><![CDATA[https://vkyacademy.com/embedded-engineer-interview-questionspart-1/]]></link>
			<title>Embedded Engineer Interview Questions:Part-1</title>
			<pubDate><![CDATA[Thu, 26 Dec 2024 05:52:24 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/solution-to-embedded-engineer-interview-questionspart-1/]]></guid>
			<link><![CDATA[https://vkyacademy.com/solution-to-embedded-engineer-interview-questionspart-1/]]></link>
			<title>Solution to Embedded Engineer Interview Questions:Part-1</title>
			<pubDate><![CDATA[Thu, 26 Dec 2024 05:46:55 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/how-to-test-a-vlsi-design-block/]]></guid>
			<link><![CDATA[https://vkyacademy.com/how-to-test-a-vlsi-design-block/]]></link>
			<title>How to Test a VLSI Design Block?</title>
			<pubDate><![CDATA[Thu, 22 Feb 2024 16:20:54 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/soc-ip-pre-silicon-verification-of-vlsi-design/]]></guid>
			<link><![CDATA[https://vkyacademy.com/soc-ip-pre-silicon-verification-of-vlsi-design/]]></link>
			<title>SoC/IP Pre-silicon verification of VLSI Design</title>
			<pubDate><![CDATA[Thu, 22 Feb 2024 16:14:32 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/gate-2021-syllabus-vs-gate-2020-syllabus-for-ec-electronics-and-communication/]]></guid>
			<link><![CDATA[https://vkyacademy.com/gate-2021-syllabus-vs-gate-2020-syllabus-for-ec-electronics-and-communication/]]></link>
			<title>GATE-2021 Syllabus  vs GATE -2020 Syllabus for EC (Electronics and Communication)</title>
			<pubDate><![CDATA[Thu, 19 Dec 2024 18:24:01 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/embedded-engineer-interview-questions-part-2/]]></guid>
			<link><![CDATA[https://vkyacademy.com/embedded-engineer-interview-questions-part-2/]]></link>
			<title>Embedded Engineer Interview Questions: Part-2</title>
			<pubDate><![CDATA[Thu, 05 Jan 2023 16:43:55 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/junior-research-fellow-jrf-opportunity-for-m-e-m-tech-thapar-institute-of-engineering-and-technology-patiala-punjab/]]></guid>
			<link><![CDATA[https://vkyacademy.com/junior-research-fellow-jrf-opportunity-for-m-e-m-tech-thapar-institute-of-engineering-and-technology-patiala-punjab/]]></link>
			<title>Junior Research Fellow (JRF) Opportunity for M.E./M.Tech @Thapar Institute of Engineering and Technology Patiala, Punjab</title>
			<pubDate><![CDATA[Sun, 31 Dec 2023 15:51:42 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/consensus-law-proof-consensus-theorem-of-boolean-algebra-digital-electronics/]]></guid>
			<link><![CDATA[https://vkyacademy.com/consensus-law-proof-consensus-theorem-of-boolean-algebra-digital-electronics/]]></link>
			<title>consensus law Proof/consensus theorem of boolean algebra [Digital Electronics]</title>
			<pubDate><![CDATA[Sun, 30 Oct 2022 17:25:04 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/answers-for-the-embedded-engineer-interview-questions-part-2/]]></guid>
			<link><![CDATA[https://vkyacademy.com/answers-for-the-embedded-engineer-interview-questions-part-2/]]></link>
			<title>Answers for the Embedded Engineer Interview Questions: Part-2</title>
			<pubDate><![CDATA[Sun, 29 Dec 2024 07:28:15 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/what-is-system-on-chip-soc/]]></guid>
			<link><![CDATA[https://vkyacademy.com/what-is-system-on-chip-soc/]]></link>
			<title>What is System  on Chip (SoC) ?</title>
			<pubDate><![CDATA[Sun, 23 Jul 2023 18:14:35 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/solutions-of-rtl-design-and-verification-questions-part-2/]]></guid>
			<link><![CDATA[https://vkyacademy.com/solutions-of-rtl-design-and-verification-questions-part-2/]]></link>
			<title>Solutions of RTL Design and Verification Questions Part-2</title>
			<pubDate><![CDATA[Sun, 22 Jun 2025 15:10:53 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/odisha-semiconductor-design-challenge-last-date-30-11-2023/]]></guid>
			<link><![CDATA[https://vkyacademy.com/odisha-semiconductor-design-challenge-last-date-30-11-2023/]]></link>
			<title>Odisha Semiconductor Design Challenge (Last Date: 30-11-2023)</title>
			<pubDate><![CDATA[Sun, 19 Nov 2023 08:47:35 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/blog/]]></guid>
			<link><![CDATA[https://vkyacademy.com/blog/]]></link>
			<title>Blog</title>
			<pubDate><![CDATA[Sun, 09 Oct 2022 15:17:21 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/full-vlsi-flow-for-a-2-bit-adder-with-dft-verification/]]></guid>
			<link><![CDATA[https://vkyacademy.com/full-vlsi-flow-for-a-2-bit-adder-with-dft-verification/]]></link>
			<title>Full VLSI Flow for a 2-bit Adder with DFT Verification</title>
			<pubDate><![CDATA[Sun, 04 May 2025 14:46:06 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/uvm-universal-verification-methodology/]]></guid>
			<link><![CDATA[https://vkyacademy.com/uvm-universal-verification-methodology/]]></link>
			<title>UVM (Universal Verification Methodology)</title>
			<pubDate><![CDATA[Sat, 30 Nov 2024 18:02:04 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/vhdl/]]></guid>
			<link><![CDATA[https://vkyacademy.com/vhdl/]]></link>
			<title>VHDL</title>
			<pubDate><![CDATA[Sat, 30 Nov 2024 18:00:44 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/introduction-to-vhdl/]]></guid>
			<link><![CDATA[https://vkyacademy.com/introduction-to-vhdl/]]></link>
			<title>Introduction to VHDL</title>
			<pubDate><![CDATA[Sat, 30 Nov 2024 17:56:34 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/introduction-to-system-verilog/]]></guid>
			<link><![CDATA[https://vkyacademy.com/introduction-to-system-verilog/]]></link>
			<title>Introduction to System Verilog</title>
			<pubDate><![CDATA[Sat, 30 Nov 2024 17:51:19 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/verilog/]]></guid>
			<link><![CDATA[https://vkyacademy.com/verilog/]]></link>
			<title>Verilog</title>
			<pubDate><![CDATA[Sat, 30 Nov 2024 16:34:38 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/introduction-to-verilog/]]></guid>
			<link><![CDATA[https://vkyacademy.com/introduction-to-verilog/]]></link>
			<title>Introduction to Verilog</title>
			<pubDate><![CDATA[Sat, 30 Nov 2024 16:31:18 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/introduction-to-uvm/]]></guid>
			<link><![CDATA[https://vkyacademy.com/introduction-to-uvm/]]></link>
			<title>Introduction to UVM</title>
			<pubDate><![CDATA[Sat, 30 Nov 2024 12:01:49 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/2059-2/]]></guid>
			<link><![CDATA[https://vkyacademy.com/2059-2/]]></link>
			<title>DFT Verification Interview Questions with answers Part-1</title>
			<pubDate><![CDATA[Sat, 26 Apr 2025 20:30:18 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/solutions-of-fpga-design-engineer-interview-question-part-1/]]></guid>
			<link><![CDATA[https://vkyacademy.com/solutions-of-fpga-design-engineer-interview-question-part-1/]]></link>
			<title>Solutions of FPGA Design Engineer Interview Question Part-1</title>
			<pubDate><![CDATA[Sat, 26 Apr 2025 15:09:25 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/design-verification-interview-question-part-1/]]></guid>
			<link><![CDATA[https://vkyacademy.com/design-verification-interview-question-part-1/]]></link>
			<title>Design Verification Interview Question-Part-1</title>
			<pubDate><![CDATA[Sat, 26 Apr 2025 14:34:08 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/gate-2025-preparation-strategy-based-on-syllabus/]]></guid>
			<link><![CDATA[https://vkyacademy.com/gate-2025-preparation-strategy-based-on-syllabus/]]></link>
			<title>GATE 2025 Preparation Strategy Based on Syllabus</title>
			<pubDate><![CDATA[Sat, 21 Dec 2024 18:46:29 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/nvidia-n-ex-t-nvidia-exceptional-talent-2024-for-engineering-graduates/]]></guid>
			<link><![CDATA[https://vkyacademy.com/nvidia-n-ex-t-nvidia-exceptional-talent-2024-for-engineering-graduates/]]></link>
			<title>NVIDIA N.Ex.T (NVIDIA Exceptional Talent) 2024 for Engineering Graduates</title>
			<pubDate><![CDATA[Mon, 15 Jan 2024 13:23:23 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/trithon-2023-by-trident-group-of-institutions-bhubaneswar/]]></guid>
			<link><![CDATA[https://vkyacademy.com/trithon-2023-by-trident-group-of-institutions-bhubaneswar/]]></link>
			<title>Trithon-2023 by Trident Group of Institutions ,Bhubaneswar</title>
			<pubDate><![CDATA[Mon, 13 Nov 2023 13:16:44 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/web-stories/fpga-design-engineer-interview-questions/]]></guid>
			<link><![CDATA[https://vkyacademy.com/web-stories/fpga-design-engineer-interview-questions/]]></link>
			<title>FPGA Design Engineer Interview Questions</title>
			<pubDate><![CDATA[Mon, 12 Dec 2022 17:42:28 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/fpga-design-engineer-interview-question-part-1/]]></guid>
			<link><![CDATA[https://vkyacademy.com/fpga-design-engineer-interview-question-part-1/]]></link>
			<title>FPGA Design Engineer Interview Question Part-1</title>
			<pubDate><![CDATA[Fri, 28 Oct 2022 08:00:34 +0000]]></pubDate>
		</item>
					<item>
			<guid><![CDATA[https://vkyacademy.com/earthquake-with-magnitude-of-4-8-hits-chhattisgarh/]]></guid>
			<link><![CDATA[https://vkyacademy.com/earthquake-with-magnitude-of-4-8-hits-chhattisgarh/]]></link>
			<title>Earthquake with Magnitude of 4.8 hits Chhattisgarh</title>
			<pubDate><![CDATA[Fri, 14 Oct 2022 07:47:15 +0000]]></pubDate>
		</item>
				</channel>
</rss>
